Department of Electrical Engineering, National Taipei University of Technology
Search this site | set the webpage to BLUE style set the webpage to ORANGE style set the webpage to GREEN style set the webpage to PURPLE style set the webpage to GRAY style ENLARGE the webpage | Site Map | Home | 中文(Chinese)
Home > Programs > Course Description > Digital VLSI Design and Layout
::: Digital VLSI Design and Layout 3 credit 3 hours
Introduction to CMOS Circuit, MOS Transistor Theory, CMOS Technology, Circuit Characterization, Performance Estimation, CMOS circuit and Logic Design, CMOS Design Methods, CMOS Testing, CMOS Subsystem Design, and CMOS Case Studies. (已有)
Copyright © 2018 Department of Electrical Engineering, Taipei Tech. All Rights Reserved.
Address: No. 1, Sec. 3, Chung-Hsiao E. Rd., Taipei 106, Taiwan, Republic of China
Tel:+886-2-27712171 Ext.2100 Fax:+886-2-27317187
1747857 Visits since May 26, 2003